

# Hardware Overhead Analysis of Programmability in ARX Crypto Processing



Mohamed El-Hadedy Aly, Kevin Skadron  
Department of Computer Science  
University of Virginia  
June 14, 2015





- Goal: Efficient and flexible crypto processing
  - ARX: Basis for many crypto algorithms (SHA, AES, etc.)
  - Crypto operations increasingly common
    - Power, performance benefits from specialization
  
- Outline
  - ARX Programmable Processing Element
  - Custom ARX for Pi-Cipher
  - Comparison
  - Conclusion



# ARX Programmable Processing Element



- Flexible & Simple

- ALU – supports different widths

- Four 16-bit ALU
- Two 32-bit ALU
- One 64-bit ALU







# ARX Programmable Processing Element



## Flexible & Simple

### Rotator


- Four 16-bit ROL
- Two 32-bit ROL
- One 64-bit ROL



# Rotator





Operation	Mode	RC3	RC2	RC1	RC0	Data width
ROR (1 → 15)	00001010101	1 → F	1 → F	1 → F	1 → F	64 Bits Mode
ROR (16 → 31)	01101010101	1 → F	1 → F	1 → F	1 → F	
ROR (16 → 31)	01101010101	1 → F	1 → F	1 → F	1 → F	
ROR (32 → 47)	10001010101	1 → F	1 → F	1 → F	1 → F	
ROR (48 → 63)	11101010101	1 → F	1 → F	1 → F	1 → F	
ROR (1 → 15) ROR (1 → 15)	00011011101	1 → F	1 → F	1 → F	1 → F	32 Bits Mode
ROR (16 → 31) ROR (16 → 31)	01111011101	1 → F	1 → F	1 → F	1 → F	
ROR (1 → 15) ROR (1 → 15) ROR (1 → 15) ROR (1 → 15)	00000000000	1 → F	1 → F	1 → F	1 → F	16 Bits Mode






# ARX Programmable Processing Element




- Dual-ported instruction memory allows:
  - A new program to be loaded while the current program progresses
  - Or an early start on a new program while the rest of the program is still loading Or seamless processing of a program that cannot entirely fit into the on-chip memory.




# ARX Programmable Processing Element



**Processing Element**




**Instruction RAM**



# Custom ARX Implementation of Pi-Cipher

- Single Width ARX
- Double-Width ARX
- Quad-width ARX



\* operation for 64-bit words

Input:  $X = (X_0, X_1, X_2, X_3)$  and  $Y = (Y_0, Y_1, Y_2, Y_3)$  where  $X_i$  and  $Y_i$  are 64-bit variables.

Output:  $Z = (Z_0, Z_1, Z_2, Z_3)$  where  $Z_i$  are 64-bit variables.

Temporary 64-bit variables:  $T_0, \dots, T_{11}$ .

$\mu$ -transformation for  $X$ :

$$\begin{aligned}
 1. \quad & T_0 \leftarrow ROTL^7(0xF0E8E4E2E1D8D4D2 + X_0 + X_1 + X_2); \\
 & T_1 \leftarrow ROTL^{19}(0xD1CCAC9C6C5C3B8 + X_0 + X_1 + X_3); \\
 & T_2 \leftarrow ROTL^{31}(0xB4B2B1ACAAA9A6A5 + X_0 + X_2 + X_3); \\
 & T_3 \leftarrow ROTL^{53}(0xA39C9A999695938E + X_1 + X_2 + X_3);
 \end{aligned}$$

$$\begin{aligned}
 2. \quad & T_4 \leftarrow T_0 \oplus T_1 \oplus T_3; \\
 & T_5 \leftarrow T_0 \oplus T_1 \oplus T_2; \\
 & T_6 \leftarrow T_1 \oplus T_2 \oplus T_3; \\
 & T_7 \leftarrow T_0 \oplus T_2 \oplus T_3;
 \end{aligned}$$

$\nu$ -transformation for  $Y$ :


$$\begin{aligned}
 1. \quad & T_0 \leftarrow ROTL^{11}(0x8D8B87787472716C + Y_0 + Y_2 + Y_3); \\
 & T_1 \leftarrow ROTL^{23}(0x6A696665635C5A59 + Y_1 + Y_2 + Y_3); \\
 & T_2 \leftarrow ROTL^{37}(0x5655534E4D4B473C + Y_0 + Y_1 + Y_2); \\
 & T_3 \leftarrow ROTL^{59}(0xA3A393635332E2D2B + Y_0 + Y_1 + Y_3);
 \end{aligned}$$

$$\begin{aligned}
 2. \quad & T_8 \leftarrow T_1 \oplus T_2 \oplus T_3; \\
 & T_9 \leftarrow T_0 \oplus T_2 \oplus T_3; \\
 & T_{10} \leftarrow T_0 \oplus T_1 \oplus T_3; \\
 & T_{11} \leftarrow T_0 \oplus T_1 \oplus T_2;
 \end{aligned}$$

$\sigma$ -transformation for both  $\mu(X)$  and  $\nu(Y)$ :

$$\begin{aligned}
 1. \quad & Z_3 \leftarrow T_4 + T_8; \\
 & Z_0 \leftarrow T_5 + T_9; \\
 & Z_1 \leftarrow T_6 + T_{10}; \\
 & Z_2 \leftarrow T_7 + T_{11};
 \end{aligned}$$

# Custom, Quad ARX Implementation



# Implementations & Comparison



	<b>PPE</b>	<b>Single Width</b>	<b>Double Width</b>	<b>Quad Width</b>
<b>Throughput</b>	1.20 Gbps	3.57 Gbps	3.68 Gbps	4.34 Gbps
<b>Area (Slices)</b>	227	132	154	266
<b>Frequency (MHz)</b>	250	371	324	347
<b>Throughput/Area (Mbps/slice)</b>	5.4	27.7	24.5	16.7

## ARX Performance (16-Wide Pi-Cipher)

Xilinx Virtex 7 FPGA

# Implementations & Comparison



	<b>PPE</b>	<b>Single Width</b>	<b>Double Width</b>	<b>Quad Width</b>
<b>Throughput</b>	1.17 Gbps	3.09 Gbps	3.68 Gbps	4.22Gbps
<b>Area (Slices)</b>	227	445	447	634
<b>Frequency (MHz)</b>	250	254	243	245
<b>Throughput/Area (Mbps/slice)</b>	5.3	7.1	8.4	6.8

## ARX Performance (64-Wide Pi-Cipher)

Xilinx Virtex 7 FPGA

# Performance



## ■ PPE

- **Pros:** It is a **programmable** element which can be used to implement different algorithms based on the ARX paradigm
- **Pros:** It can support different word sizes
- **Pros:** Duplicating the PPE can achieve 75% of the 64-bit custom core's throughput, but with greater flexibility

# Performance



## ■ PPE

- **Cons:** The custom hardware implementations are much more efficient than the PPE (Area & Performance)
- **Cons:** The PPE design we have so far is handicapped because it uses a native 64-bit ALU, which we suspect lowers the achievable frequency by increasing the critical path

# Future Work



- Further improve efficiency of the PPE
- Implement more algorithms with the PPE & benchmark against custom hardware





# Thank you

# Q&A