



FAME: Fault-attack Aware Microprocessor Extensions for Hardware Fault Detection and Software Fault Response

<u>Bilgiday Yuce</u>, Nahid Farhady Ghalaty, Chinmay Deshpande, Conor Patrick, Leyla Nazhandali, Patrick Schaumont

Virginia Tech

HASP 2016

This research was supported in part through the NSF Grant 1441710, and in part through the SRC.

Virginia Tech. Embedded Systems are Everywhere

• Threat model expands from software into hardware.



Virginia Tech. Fault Attacks on Embedded Software

• Inject engineered faults into with a specific security objective in mind





Virginia Tech. Fault Attacks on Embedded Software

- Inject engineered faults with a specific security objective in mind
- Analyze fault response of the software to break the security





Why are Faults a Security Issue?

Concernance and the second sec

- May enable leakage of secret information
- Even correct output may leak the secret information.

```
// Elliptic Curve Cryptography
// (Simplified) Scalar Multiplication
...
Q[0] = 2Q[0]; Inject a fault into P
Q[1] = Q[0] + P; Inject a fault into P
Q[0] = Q[key_bit]; Inject a fault does not affect the
output, key_bit is 0.
```

Virginia Tech. How should We Handle Faults?

- St. BEDDED St. Booling Tolling Tolling
- Fault handling can be separated into Fault Detection and Fault Response
- Fault Detection:
 - It must be low-latency
 - It must be hard-to-bypass

----> Hardware Fault Detection

8

Virginia Tech. How should We Handle Faults?

- Fault handling can be separated into Fault Detection and Fault Response
- Fault Detection:
 - It must be low-latency
 - It must be hard-to-bypass
- Fault Response:
 - It must be application-specific
 - It must be adaptive

----> Hardware Fault Detection

----> Software Fault Response



Virginia Tech. How should We Handle Faults?

- Fault handling can be separated into Fault Detection and Fault Response
- Fault Detection:
 - It must be low-latency
 - It must be hard-to-bypass
- Fault Response:
 - It must be application-specific
 - It must be adaptive

• Communication between Fault Detection and Response

- SW Fault Response must be aware of HW fault status
- Processor HW must have features to support fault-attack resistant execution of SW Fault Response



HW/SW Approach



- Combination of HW/SW extensions
- Captures faults using fault detectors in HW level
- User-defined fault policy in SW level
- Fault-attack resistant execution of fault policy
- Status & recovery information to fault handler







Nominal Mode



Software

Hardware



Nominal Mode



Software

Hardware









Operation of FAME - 4 Virginia Tech.

 $\mathbb{V}_{\mathbb{Z}}$



Operation of FAME - 4 Virgi<u>nia T</u>ech. $\mathbb{V}_{\mathbb{Z}}$ 3 Nominal Mode Safe Mode User Application MEM[key_address], R1 **PC-1** : LD : LD MEM[state_address], R2 (3) PC **PC+1** : XOR R1, R2, R2 STOP PC+2 : ST MEM[state address], R2 ... Software Fault Response Registers (FRRs) Hardware **3** Save Fault Recovery Information (1) 2 Vdd (3) annul Memory **Fault Detection** Fault Control alarm Pipeline Clk Unit (FDU) Unit (FCU) Data o Registers **★** Register File (3) If "back-to-back fault injections" FIRST Hardware/Software Extensions **Restart Trap Handler**

Operation of FAME - 5 Virginia Tech.

 $\mathbb{V}_{\mathbb{Z}}$



Nominal Mode

; AES Start

...

...

; Round 10, addRoundKey

LD MEM[key_address], R1

LD MEM[state_address], R2 '

XOR R1, R2, R2

ST MEM[state_address], R2

; Trap handler ; Read FRRs to determine the valid FRR ; and get the trap return address call 40001fcc <read_asr>

; Restore the pre-fault state of R2
call 40001f4c <write_asr>

; Return from trap rett <next instruction>



Virginia Tech. Prototype Design: FAME against Time Violation

- Protects against setup time violation attacks
 - Clock/voltage glitching
 - Voltage underfeeding
- Extends a Leon3 processor to FAME
 - 32-bit, 7-stage RISC Pipeline
- Implemented and tested on a Spartan6 FPGA of a SAKURA-G board

Virginia Tech. Fault Injection and Evaluation Setup





Virginia Tech. Case Study: The Cost of FAME



• Hardware Overhead (9% logic, 15% regs)

Component	# LUTs	# Registers
LEON3 (baseline)	3,435	1,275
FCU and FRR	256 (7.5%)	181 (14%)
FDU	53 (1.5%)	3 (1%)

• Software Overhead (application dependent)

Application	# Cycles	Footprint (Byte)
AES (baseline)	17,631	25,964
AES + fault-Resume	17,810 (+1%)	26,116 (+0.6%)





- FAME provides a HW/SW solution to handle fault attacks:
 - Low-cost
 - Performance-efficient
 - Adaptive
 - Backward-compatible

- FAME is generic
 - Can support multiple fault detectors/sources
 - Can support multiple CPU architectures







Virginia Tech. How do Existing Methods Handle Faults?



- Full fault-tolerance
 - Information, temporal, or spatial redundancy
 - Either in Software or Hardware

- Detect-and-Despair
 - Mute/Lock the device
 - Initiate a hard-reset event
 - Kill/Destroy the device







- Software countermeasures
 - Instruction Duplication, Application-specific redundancy, Concurrent Error Detection
 - Performance Hit and increased footprint
- Fault tolerant design
 - Redundant hardware design (similar overhead)
- Secure Processors
 - Memory integrity, confidentiality, attestation, isolation, ...
 - Do not address faults

Virginia Tech. How do FRRs Maintain the Backup State?



• FRR allow to rewind the *selected* processor state one clock cycle, just before the fault was injected.



- Minimum Content of FRR:
 - Return address to the interrupted program
 - Processor status register
 - Register file inputs of write- back stage

Virginia Tech. How do FRRs Maintain the Backup State?



• FRR allow to backtrack *selected* processor state one clock cycle, before the fault was detected.



- Minimum Content of FRR:
 - Return address to the interrupted program
 - Processor's status register
 - Register file inputs of write- back stage



ullet

EnBEDDED Syn

- Timing Violation Detector
 - caused by glitches
 - caused by voltage starving



- Optical, EM, overvoltage, .. detectors
- Memory/Register checksum

Operation of FAME - 5 Virginia Tech.

 $\mathbb{V}_{\mathbb{Z}}$



Why are Faults a Security Issue?

• May enable leakage of secret information by altering the data flow

