

# Cache Timing Side-Channel Vulnerability Checking with Computation Tree Logic


**Shuwen Deng**, Wenjie Xiong and Jakub Szefer  
Yale University

HASP  
June 2, 2018


CPU

Cache

Memory



Typical set-associative cache




cache enables fast access to the data

timing latency  $\leftrightarrow$   
cache hit & miss

fast  
access

slow  
access


- For load/store instruction, time differs between hits and misses
- For flush instruction, time depends on data existence
- Attacker's Goal: get information of the address of victim's sensitive data by observing the timing difference
- Threat Model:
  - An attacker (A) shares the same cache with a victim (V)
  - The attacker cannot directly access the cache state machine
  - The attacker can observe the timing of the victim or itself
  - The attacker can combine timing observation with some other knowledge
    - The attacker knows some source code of the victim
    - The attacker can force victim to execute a specific function
- E.g. Flush + Reload Attack



1- Attacker **primes** each cache set

2- Victim accesses critical data


3- Attacker **probes** each cache set (measure time)



1- **Flush** each line in the cache


2- Victim accesses critical data

3- Attacker **reloads** critical data by running specific process (measure time)



- speculative executions
  - Variant 1: Bounds Check
  - Variant 2: Branch Target Injection
  - Variant 3: Rogue Data Cache
    - Variant 3a: Rogue System Register
  - Variant 4: Speculative Store
- timing side-channel in the cache





- Uses speculative executions
- Leverages timing side-channel in the cache



Develop  
Cache Access  
Model

Three-step  
single-cache-  
block-access  
model  
construction

Analyze  
Timing  
Vulnerabilities


Exhaustive  
search for  
possible attacks  
based on three-  
step model

Use  
Computation  
Tree Logic (CTL)

Model execution  
paths of the  
processor cache  
focusing on side-  
channel attacks


# Three-Step Single-Cache-Block-Access Model Yale

We use three steps to model all possible cache side channel attacks:




condition	description
$V_1/A_1$	A specific known memory location.
$V_x$	A piece of memory containing data from a range of victim's memory addresses is accessed.
$V_R/A_R$	single-cache-block access to "remove" the cache block contents
$\star$	Attacker has no knowledge about memory location

- Prime + Probe Attack



$$- EF(E(E(A_1 UV_x)UA_1))$$

- Flush + Reload Attack



1- **Flush** each line in the cache

2- Victim accesses critical data

3- Attacker **Reloads** critical data by running specific process (measure time)

-  $A_R \rightsquigarrow V_x \rightsquigarrow A_1$

-  $V_R \rightsquigarrow V_x \rightsquigarrow A_1$

condition	description
$V_1/A_1$	A specific known memory location.
$V_x$	A piece of memory containing data from a range of victim's memory addresses is accessed.
$V_R/A_R$	single-cache-block access to "remove" the cache block contents

## Why three-step model can cover all?

- One cache access
  - Interference does not exist
- Two cache accesses
  - Same as three-step model with *Step0* to be “★”
- More than three cache accesses
  - $\{\dots \rightsquigarrow \star \rightsquigarrow \dots\}$  can be divided into two parts
  - $\{\dots \rightsquigarrow A_R \rightsquigarrow A_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow A_R \rightsquigarrow V_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow A_1 \rightsquigarrow V_1 \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_x \rightsquigarrow V_x \rightsquigarrow \dots\}, \dots$  can be reduced to  $\{\dots \rightsquigarrow A_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_1 \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_x \rightsquigarrow \dots\}, \dots$ , respectively
  - $\{\dots \rightsquigarrow (A_R/V_R / A_1 / V_1) \rightsquigarrow V_x \rightsquigarrow (A_R/V_R / A_1 / V_1) \rightsquigarrow \dots\}$  maps to effective vulnerabilities represented by three-step model

- More than three cache accesses
  - $\{\dots \rightsquigarrow \star \rightsquigarrow \dots\}$  can be divided into two parts
  - $\{\dots \rightsquigarrow A_R \rightsquigarrow A_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow A_R \rightsquigarrow V_R \rightsquigarrow \dots\}, \dots, \{\dots \rightsquigarrow A_1 \rightsquigarrow V_1 \rightsquigarrow \dots\}, \dots, \{\dots \rightsquigarrow V_x \rightsquigarrow V_x \rightsquigarrow \dots\}$  can be reduced to  $\{\dots \rightsquigarrow A_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_R \rightsquigarrow \dots\}, \dots, \{\dots \rightsquigarrow V_1 \rightsquigarrow \dots\}, \dots, \{\dots \rightsquigarrow V_x \rightsquigarrow \dots\}$ , respectively
  - $\{\dots \rightsquigarrow (A_R/V_R / A_1 / V_1) \rightsquigarrow V_x \rightsquigarrow (A_R/V_R / A_1 / V_1) \rightsquigarrow \dots\}$  maps to known vulnerabilities represented by three-step model

- Explicit enumeration of all the possible three steps ( $6 \times 5 \times 5 = 150$ )
- Identify 28 types of cache attacks
  - 20 types already known or categorized
  - 8 types previously not in literature
- Can be applied to evaluate any cache architecture with CTL logic

# Vulnerability Exhaustive List


S0	S1	S2	Recognized name	Categorization
$V_x$	$A_R$	$V_x$		<b>Type A</b>
$V_x$	$V_R$	$V_x$		<b>Type B</b>
$A_R$	$A_1$	$V_x$		<b>Type C</b>
$V_R$	$A_1$	$V_x$		<b>Type D</b>
$A_1$	$A_1$	$V_x$		<b>Type E</b>
$V_1$	$A_1$	$V_x$		<b>Type F</b>
$V_x$	$A_1$	$V_x$	Evict+Time	Type G
$A_R$	$V_1$	$V_x$	Cache Collision	Type H
$V_R$	$V_1$	$V_x$	Cache Collision	Type I
$A_1$	$V_1$	$V_x$	Cache Collision	Type J
$V_1$	$V_1$	$V_x$	Cache Collision	Type K
$V_x$	$V_1$	$V_x$	Bernstein's attack	Type L
$A_R$	$V_x$	$A_R$	Flush+Flush	Type M
$V_R$	$V_x$	$A_R$	Flush+Flush	Type N

S0	S1	S2	Recognized name	Categorization
$V_x$	$V_x$	$A_R$	Flush+Flush	Type O
$A_R$	$V_x$	$V_R$	Flush+Flush	Type P
$V_R$	$V_x$	$V_R$	Flush+Flush	Type Q
$V_x$	$V_x$	$V_R$	Flush+Flush	Type R
$A_R$	$V_x$	$A_1$	Flush(Evict)+Reload	Type S
$V_R$	$V_x$	$A_1$	Flush(Evict)+Reload	Type T
$A_1$	$V_x$	$A_1$	Prime+Probe	Type U
$V_1$	$V_x$	$A_1$		<b>Type V</b>
$V_x$	$V_x$	$A_1$	Flush(Evict)+Reload	Type W
$A_R$	$V_x$	$V_1$	Cache Collision	Type X
$V_R$	$V_x$	$V_1$	Cache Collision	Type Y
$A_1$	$V_x$	$V_1$		<b>Type Z</b>
$V_1$	$V_x$	$V_1$	Bernstein's attack	Type AA
$V_x$	$V_x$	$V_1$	Cache Collision	Type AB



- Flush + Reload Attack (Type S, T Attack)


- $A_R \rightsquigarrow V_x \rightsquigarrow A_1$
- $V_R \rightsquigarrow V_x \rightsquigarrow A_1$



- 1- **Flush** each line in the cache
- 2- Victim accesses critical data
- 3- Attacker **reloads** critical data by running specific process (measure time)

- New Type V Attack

- $V_1 \rightsquigarrow V_x \rightsquigarrow A_1$




- 1- Victim **primes** each cache set
- 2- Victim accesses critical data
- 3- Attacker **probes** each cache set (measure time)

Treats time as discrete and branching


Can explore different execution paths

- Atomic propositions: ●, ●, ...
- Boolean operators:  $\neg\varphi$ ,  $\varphi \vee \psi$ ,  $\varphi \wedge \psi$ , ...

- Temporal modalities:



- Path quantifiers:



For a single cache block, model execution paths that represent vulnerabilities to attacks:

The initial state of the cache block


Actions of victim or attacker

Interference & final observation

$$(M, s) \models EF(E(E(Step0 \ U \ Step1) \ U \ Step2))$$

Eventually there exists a path that corresponds to the vulnerability:


$$Step0 \rightsquigarrow Step1 \rightsquigarrow Step2$$



E.g.  $A_R \rightsquigarrow V_x \rightsquigarrow A_1$

$$\leftrightarrow EF(E(E(A_R \ U \ V_x) \ U \ A_1))$$

three-step model:



- hardware design of secure caches
- cache state machine modeling
- checking of vulnerability in CTL logic
- improve CTL modeling

Develop  
Cache Access  
Model

Three-step  
single-cache-  
block-access  
model  
construction

Analyze  
Timing  
Vulnerabilities

Exhaustive  
search for  
possible attacks  
based on three-  
step model

Use  
Computation  
Tree Logic (CTL)

Model execution  
paths of the  
processor cache  
focusing on side-  
channel attacks

- cache state machine modeling
- checking of vulnerability in CTL logic
- improve CTL modeling

*Thank you!*

back up slides

- One cache access
  - Interference does not exist
- Two cache accesses
  - Same as three-step model with *Step0* to be “ $\star$ ”
  - None of them can form an attack
- Three cache accesses
  - Exhaustive vulnerability Search and effective vulnerabilities derived



- More than three cache accesses
  - $\{\dots \rightsquigarrow \star \rightsquigarrow \dots\}$  can be divided into two parts
  - $\{\dots \rightsquigarrow A_R \rightsquigarrow A_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow A_R \rightsquigarrow V_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow A_1 \rightsquigarrow V_1 \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_x \rightsquigarrow V_x \rightsquigarrow \dots\}, \dots$  can be reduced to  $\{\dots \rightsquigarrow A_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_R \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_1 \rightsquigarrow \dots\}, \{\dots \rightsquigarrow V_x \rightsquigarrow \dots\}, \dots$ , respectively
  - $\{\dots \rightsquigarrow (A_R/V_R / A_1 / V_1) \rightsquigarrow V_x \rightsquigarrow (A_R/V_R / A_1 / V_1) \rightsquigarrow \dots\}$  maps to effective vulnerabilities represented by three-step model