HASP Logo

Call for Papers

Organizers

Program Committee

Program


Past workshops:

HASP 2023
HASP 2022
HASP 2021
HASP 2020
HASP 2019
HASP 2018
HASP 2017
HASP 2016
HASP 2015
HASP 2014
HASP 2013
HASP 2012

Hardware and Architectural Support for Security and Privacy (HASP) 2024

Co-located with MICRO 2024, November 2, Austin, Texas, USA

The workshop proceedings are available here.

Best Paper Award


SoK Paper: Power Side-Channel Malware Detection (Alexander Cathis, Ge Li, Shijia Wei, Michael Orshansky, Mohit Tiwari, Andreas Gerstlauer)


Workshop Program

8:30am - 8:35am Welcome Remarks

8:35am - 9:20am Keynote 1: Reinforcement Learning for Microarchitectural Security: Cache Timing Channel, Speculative Execution, and Defense (Mulong Luo) [Slides]

Session 1: Malware Detection
9:20am - 9:40am SoK Paper: Power Side-Channel Malware Detection (Alexander Cathis, Ge Li, Shijia Wei, Michael Orshansky, Mohit Tiwari, Andreas Gerstlauer) [Slides]
9:40am - 10:00am Towards Effective Machine Learning Models for Ransomware Detection via Low-Level Hardware Information (Chutitep Woralert, Chen Liu, Zander Blasingame) [Slides]

10:00am - 10:30am Tea Break

10:30am - 11:15am Keynote 2: From Confidential Computing to Zero Trust, Come Along for the (Bumpy?) Ride (Mengmei Ye) [Slides]

Session 2: Secure Machine Learning Systems
11:15am - 11:35am SoK Paper: Security Concerns in Quantum Machine Learning as a Service (Satwik Kundu, Swaroop Ghosh) [Slides]
11:35am - 11:50am WiP: NAPER: Securing Real-Time Resource-Constrained Neural Network with Ensemble-based Protection (Rian Adam Rajagede, Muhammad Husni Santriaji, Muhammad Arya Fikriansyah, Hilal Hudan Nuha, Yanjie Fu, Yan Solihin )
11:50am - 12:00pm Best Paper Award announcement

12:00pm - 1:00pm Lunch

1:00pm - 1:45pm Keynote 3: Lightening the Shadows: Metadata-Light Exploit Mitigation Based on Novel Cryptography and X86 (Michael LeMay) [Slides]

Session 3: When Cryptography Meets Hardware
1:45pm - 2:05pm TPU as Cryptographic Accelerator (Rabimba Karanjai, Sangwon Shin, Wujie Xiong, Xinxin Fan, Lin Chen, Tianwei Zhang, Taeweon Suh, Weidong Shi, Veronika Kuchta, Francesco Sica, Lei Xu) [Slides]
2:05pm - 2:20pm Short Paper: Analysis of Vivado implementation strategies regarding side-channel leakage for FPGA-based AES implementations (Ali Asghar, Andreas Becher, Daniel Ziener) [Slides]
2:20pm - 2:40pm Cryptographic Memory Tagging: Towards Stateless Integrity (Bharath Namboothiry, David Durham, Christoph Dobraunig, Michael LeMay) [Slides]
2:40pm - 2:55pm WiP: Towards a Secure SECP256K1 for Crypto Wallets: Hardware Architecture and Implementation (Joel Poncha Lemayian, Ghyslain Gagnon, Kaiwen Zhang, Pascal Giard) [Slides]

2:55pm - 3:25pm Tea Break

3:25pm - 4:10pm Keynote 4: The Secure Processor Paradox: When Security Metadata Worsens Microarchitecture Security (Fan Yao) [Slides]

Session 4: Secure Architecture Designs
4:10pm - 4:25pm WiP: Secure Memory Scheduling for the Common Case (Jarrett Minton, Rajeev Balasubramonian)
4:25pm - 4:40pm WiP: Towards Formal Specification of Attestation Frameworks for Confidential Computing (Muhammad Usama Sardar, Thomas Fossati, Hannes Tschofenig, Simon Frost) [Slides]

4:40pm - 4:45pm Closing Remarks

4:45pm - Mentoring and Networking Session